본문

  1. Home
3 Results:CC:566.3 PP:JOHN WILEY 0.156 sec.
RSS 
Multilingual
 Расширенный поиск
 Новый поиск книги прибытия
Selected Print 선택엑셀내보내기
1
Verilog coding for logic synthesis : Weng Fook Lee.
Verilog coding for logic synthesis : Weng Fook Lee.
Lee, Weng Fook. | John Wiley & Sons | 2003 대출가능
Naver
печати Местоположение Content Info
2
High-Speed VLSI Interconnections : modeling, analysis and simulation
High-Speed VLSI Interconnections : modeling, analysis and simulation
Goel, Ashok K | John Wiley & Sons | 1994 대출가능
Naver
печати Местоположение Content Info
3
Computer Aided Logical Design : with emphasis on VLSI
Computer Aided Logical Design : with emphasis on VLSI
Hill, Fredrick. J. | John Wiley & Sons | 1993 대출가능
Naver
печати Местоположение Content Info
처음1마지막